The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Cet article propose une architecture de multiplexage de flux distribué pour les LSI de codec vidéo avec une configuration multi-puces. Cette architecture distribuée utilise une unité de multiplexage multimédia intégrée avec une entrée de flux externe et des interfaces de communication inter-puces. Le traitement de protocole parallèle, avec un mécanisme de contrôle inter-puces autonome pour mélanger et concaténer les paquets via des chemins de transfert en série, fournit une sortie de flux multi-puces complète à la fin de la chaîne. L'absence de dispositifs de post-traitement externes contribue à la fois à un débit élevé et à une réduction de la taille des systèmes de codec vidéo haut de gamme. Il est configurable pour l'encodage parallèle de vidéos à très haute résolution, de vision HDTV multi-vues/angles et de plusieurs programmes HDTV. L'architecture a été implémentée avec succès dans un codec LSI MPEG-2 422P@HL monopuce fabriqué et utilisée pour le développement d'un système de codec vidéo à très haute résolution.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
Takayuki ONISHI, Ken NAKAMURA, Takeshi YOSHITOME, Jiro NAGANUMA, "A Distributed Stream Multiplexing Architecture for Multi-Chip Configuration beyond HDTV" in IEICE TRANSACTIONS on Information,
vol. E91-D, no. 12, pp. 2862-2867, December 2008, doi: 10.1093/ietisy/e91-d.12.2862.
Abstract: This paper proposes a distributed stream multiplexing architecture for video codec LSIs with multi-chip configuration. This distributed architecture utilizes a built-in media multiplexing unit with an external stream input and inter-chip communication interfaces. Parallel protocol processing, with an autonomous inter-chip control mechanism to mix and concatenate packets through daisy-chained transfer paths, provides a complete multi-chip stream output at the end of the chain. Dispensing with external post-processing devices contributes to both high throughput and downsizing of high-end video codec systems. It is configurable for parallel encoding of super high-resolution video, multi-view/-angled HDTV vision and multiple HDTV programs. The architecture was successfully implemented in a fabricated single-chip MPEG-2 422P@HL codec LSI and utilized for the development of a super high-resolution video codec system.
URL: https://global.ieice.org/en_transactions/information/10.1093/ietisy/e91-d.12.2862/_p
Copier
@ARTICLE{e91-d_12_2862,
author={Takayuki ONISHI, Ken NAKAMURA, Takeshi YOSHITOME, Jiro NAGANUMA, },
journal={IEICE TRANSACTIONS on Information},
title={A Distributed Stream Multiplexing Architecture for Multi-Chip Configuration beyond HDTV},
year={2008},
volume={E91-D},
number={12},
pages={2862-2867},
abstract={This paper proposes a distributed stream multiplexing architecture for video codec LSIs with multi-chip configuration. This distributed architecture utilizes a built-in media multiplexing unit with an external stream input and inter-chip communication interfaces. Parallel protocol processing, with an autonomous inter-chip control mechanism to mix and concatenate packets through daisy-chained transfer paths, provides a complete multi-chip stream output at the end of the chain. Dispensing with external post-processing devices contributes to both high throughput and downsizing of high-end video codec systems. It is configurable for parallel encoding of super high-resolution video, multi-view/-angled HDTV vision and multiple HDTV programs. The architecture was successfully implemented in a fabricated single-chip MPEG-2 422P@HL codec LSI and utilized for the development of a super high-resolution video codec system.},
keywords={},
doi={10.1093/ietisy/e91-d.12.2862},
ISSN={1745-1361},
month={December},}
Copier
TY - JOUR
TI - A Distributed Stream Multiplexing Architecture for Multi-Chip Configuration beyond HDTV
T2 - IEICE TRANSACTIONS on Information
SP - 2862
EP - 2867
AU - Takayuki ONISHI
AU - Ken NAKAMURA
AU - Takeshi YOSHITOME
AU - Jiro NAGANUMA
PY - 2008
DO - 10.1093/ietisy/e91-d.12.2862
JO - IEICE TRANSACTIONS on Information
SN - 1745-1361
VL - E91-D
IS - 12
JA - IEICE TRANSACTIONS on Information
Y1 - December 2008
AB - This paper proposes a distributed stream multiplexing architecture for video codec LSIs with multi-chip configuration. This distributed architecture utilizes a built-in media multiplexing unit with an external stream input and inter-chip communication interfaces. Parallel protocol processing, with an autonomous inter-chip control mechanism to mix and concatenate packets through daisy-chained transfer paths, provides a complete multi-chip stream output at the end of the chain. Dispensing with external post-processing devices contributes to both high throughput and downsizing of high-end video codec systems. It is configurable for parallel encoding of super high-resolution video, multi-view/-angled HDTV vision and multiple HDTV programs. The architecture was successfully implemented in a fabricated single-chip MPEG-2 422P@HL codec LSI and utilized for the development of a super high-resolution video codec system.
ER -