The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Nous proposons un caractérisateur de bibliothèque de cellules open source. Récemment, les communautés de conception de silicium gratuites et open source sont attirées par les concepteurs amateurs, les académies et les industries. Ces conceptions de silicium open source sont prises en charge par des EDA gratuits et open source. Cependant, à notre connaissance, la chaîne d'outils ne dispose pas de caractérisateur de bibliothèque de cellules pour utiliser les cellules standard d'origine dans la conception de circuits numériques. Cet article propose un caractérisateur de bibliothèque de cellules open source qui peut générer des modèles temporels et des modèles de puissance d'une bibliothèque de cellules standard.
Shinichi NISHIZAWA
Waseda University
Toru NAKURA
Fukuoka University
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
Shinichi NISHIZAWA, Toru NAKURA, "Libretto: An Open Cell Timing Characterizer for Open Source VLSI Design" in IEICE TRANSACTIONS on Fundamentals,
vol. E106-A, no. 3, pp. 551-559, March 2023, doi: 10.1587/transfun.2022VLP0007.
Abstract: We propose an open source cell library characterizer. Recently, free and open-sourced silicon design communities are attracted by hobby designers, academies and industries. These open-sourced silicon designs are supported by free and open sourced EDAs, however, in our knowledge, tool-chain lacks cell library characterizer to use original standard cells into digital circuit design. This paper proposes an open source cell library characterizer which can generate timing models and power models of standard cell library.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.2022VLP0007/_p
Copier
@ARTICLE{e106-a_3_551,
author={Shinichi NISHIZAWA, Toru NAKURA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Libretto: An Open Cell Timing Characterizer for Open Source VLSI Design},
year={2023},
volume={E106-A},
number={3},
pages={551-559},
abstract={We propose an open source cell library characterizer. Recently, free and open-sourced silicon design communities are attracted by hobby designers, academies and industries. These open-sourced silicon designs are supported by free and open sourced EDAs, however, in our knowledge, tool-chain lacks cell library characterizer to use original standard cells into digital circuit design. This paper proposes an open source cell library characterizer which can generate timing models and power models of standard cell library.},
keywords={},
doi={10.1587/transfun.2022VLP0007},
ISSN={1745-1337},
month={March},}
Copier
TY - JOUR
TI - Libretto: An Open Cell Timing Characterizer for Open Source VLSI Design
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 551
EP - 559
AU - Shinichi NISHIZAWA
AU - Toru NAKURA
PY - 2023
DO - 10.1587/transfun.2022VLP0007
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E106-A
IS - 3
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - March 2023
AB - We propose an open source cell library characterizer. Recently, free and open-sourced silicon design communities are attracted by hobby designers, academies and industries. These open-sourced silicon designs are supported by free and open sourced EDAs, however, in our knowledge, tool-chain lacks cell library characterizer to use original standard cells into digital circuit design. This paper proposes an open source cell library characterizer which can generate timing models and power models of standard cell library.
ER -