The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Cet article propose une approche sophistiquée de l'estimation des performances d'un système de conception de code matériel-logiciel embarqué au niveau de l'architecture, qui vise à optimiser la configuration matériel-logiciel en termes de temps de traitement, de dissipation de puissance et de coût matériel. Une particularité de cette approche consiste à construire un modèle d'estimation des performances propre à chaque composant d'un système embarqué, tel que le cœur CPU, la RAM/ROM, la mémoire cache et le matériel spécifique à l'application, en prenant en compte non seulement les performances fonctionnelles mais aussi également le transfert de données. Les schémas d'estimation proposés sont incorporés dans un simulateur de jeu d'instructions existant, de sorte que les performances réelles puissent être estimées avec précision au niveau de l'architecture. Les résultats expérimentaux démontrent que l'approche d'estimation des performances permet de prendre une décision de conception précise au niveau de l'architecture, ce qui contribue grandement à améliorer la capacité de conception dédiée aux appareils mobiles.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
Hiroshi MIZUNO, Hiroyuki KOBAYASHI, Takao ONOYE, Isao SHIRAKAWA, "Performance Estimation at Architecture Level for Embedded Systems" in IEICE TRANSACTIONS on Fundamentals,
vol. E85-A, no. 12, pp. 2636-2644, December 2002, doi: .
Abstract: This paper devises a sophisticated approach to the performance estimation of an embedded hardware-software codesign system at the architecture level, which intends to optimize the hardware-software configuration in terms of processing time, power dissipation, and hardware cost. A distinctive feature of this approach consists in constructing a performance estimation model proper to each component of an embedded system, such as CPU core, RAM/ROM, cache memory, and application-specific hardware, by taking account of not only the functional performance but also the data transfer. The proposed estimation schemes are incorporated into an existing instruction set simulator, so that the actual performance can be estimated accurately at the architecture level. The experimental results demonstrate that the performance estimation approach enables the precise design decision at the architecture level, which greatly contributes toward enhancing the design ability dedicatedly for mobile appliances.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e85-a_12_2636/_p
Copier
@ARTICLE{e85-a_12_2636,
author={Hiroshi MIZUNO, Hiroyuki KOBAYASHI, Takao ONOYE, Isao SHIRAKAWA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Performance Estimation at Architecture Level for Embedded Systems},
year={2002},
volume={E85-A},
number={12},
pages={2636-2644},
abstract={This paper devises a sophisticated approach to the performance estimation of an embedded hardware-software codesign system at the architecture level, which intends to optimize the hardware-software configuration in terms of processing time, power dissipation, and hardware cost. A distinctive feature of this approach consists in constructing a performance estimation model proper to each component of an embedded system, such as CPU core, RAM/ROM, cache memory, and application-specific hardware, by taking account of not only the functional performance but also the data transfer. The proposed estimation schemes are incorporated into an existing instruction set simulator, so that the actual performance can be estimated accurately at the architecture level. The experimental results demonstrate that the performance estimation approach enables the precise design decision at the architecture level, which greatly contributes toward enhancing the design ability dedicatedly for mobile appliances.},
keywords={},
doi={},
ISSN={},
month={December},}
Copier
TY - JOUR
TI - Performance Estimation at Architecture Level for Embedded Systems
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2636
EP - 2644
AU - Hiroshi MIZUNO
AU - Hiroyuki KOBAYASHI
AU - Takao ONOYE
AU - Isao SHIRAKAWA
PY - 2002
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E85-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 2002
AB - This paper devises a sophisticated approach to the performance estimation of an embedded hardware-software codesign system at the architecture level, which intends to optimize the hardware-software configuration in terms of processing time, power dissipation, and hardware cost. A distinctive feature of this approach consists in constructing a performance estimation model proper to each component of an embedded system, such as CPU core, RAM/ROM, cache memory, and application-specific hardware, by taking account of not only the functional performance but also the data transfer. The proposed estimation schemes are incorporated into an existing instruction set simulator, so that the actual performance can be estimated accurately at the architecture level. The experimental results demonstrate that the performance estimation approach enables the precise design decision at the architecture level, which greatly contributes toward enhancing the design ability dedicatedly for mobile appliances.
ER -