The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
L'estimation de mouvement peut choisir l'algorithme le plus approprié pour différents types de types, formats et caractéristiques de mouvement. Le système d'encodage vidéo peut être optimisé en termes de qualité, de vitesse et de consommation d'énergie. Dans cet article, nous proposons une approche reconfigurable d'un algorithme d'estimation de mouvement et d'une architecture matérielle. L'algorithme proposé détermine le type de mouvement, puis sélectionne un algorithme de correspondance de blocs adapté à différents types de séquences de mouvement. La qualité de notre algorithme est meilleure que celle du TSS et de l'algorithme BBGDS, ou comparable aux performances du meilleur des deux, et la complexité de calcul de notre algorithme est nettement inférieure à celle du TSS. Nous proposons également une architecture matérielle permettant de réaliser deux types d'estimations de mouvement dans le même matériel. Nous avons implémenté l'architecture matérielle flexible et reconfigurable en utilisant une unité de génération d'adresses, une unité de retard et des paramètres, ainsi qu'en utilisant le langage de description matérielle (VHDL) et les outils de conception de synthèse SYNOPSYS. Nous analysons les performances de l'algorithme et présentons un algorithme adapté pour une application temps réel à faible coût.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
Jinku CHOI, Nozomu TOGAWA, Masao YANAGISAWA, Tatsuo OHTSUKI, "An Algorithm and a Flexible Architecture for Fast Block-Matching Motion Estimation" in IEICE TRANSACTIONS on Fundamentals,
vol. E85-A, no. 12, pp. 2603-2611, December 2002, doi: .
Abstract: The motion estimation can choose the most suitable algorithm for different kinds of motion types, formats, and characteristics. The video encoding system can be optimized for quality, speed, and power consumption. In this paper, we propose a reconfigurable approach to a motion estimation algorithm and hardware architecture. The proposed algorithm determines motion type and then selects adapted block-matching algorithm for different kinds of motion sequences. The quality of our algorithm is better than that of the TSS and the BBGDS algorithm, or comparable to the performance of the better of the two, and the computational complexity of our algorithm is significantly less than that of the TSS. We also propose hardware architecture for realizing two kinds of motion estimations in the same hardware. We implemented the flexible and reconfigurable hardware architecture by using address generator unit, delay unit, and parameters and by using the hardware description language (VHDL) and the SYNOPSYS synthesis design tools. We analyze the performance of the algorithm and present adapted algorithm for a low cost real time application.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e85-a_12_2603/_p
Copier
@ARTICLE{e85-a_12_2603,
author={Jinku CHOI, Nozomu TOGAWA, Masao YANAGISAWA, Tatsuo OHTSUKI, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={An Algorithm and a Flexible Architecture for Fast Block-Matching Motion Estimation},
year={2002},
volume={E85-A},
number={12},
pages={2603-2611},
abstract={The motion estimation can choose the most suitable algorithm for different kinds of motion types, formats, and characteristics. The video encoding system can be optimized for quality, speed, and power consumption. In this paper, we propose a reconfigurable approach to a motion estimation algorithm and hardware architecture. The proposed algorithm determines motion type and then selects adapted block-matching algorithm for different kinds of motion sequences. The quality of our algorithm is better than that of the TSS and the BBGDS algorithm, or comparable to the performance of the better of the two, and the computational complexity of our algorithm is significantly less than that of the TSS. We also propose hardware architecture for realizing two kinds of motion estimations in the same hardware. We implemented the flexible and reconfigurable hardware architecture by using address generator unit, delay unit, and parameters and by using the hardware description language (VHDL) and the SYNOPSYS synthesis design tools. We analyze the performance of the algorithm and present adapted algorithm for a low cost real time application.},
keywords={},
doi={},
ISSN={},
month={December},}
Copier
TY - JOUR
TI - An Algorithm and a Flexible Architecture for Fast Block-Matching Motion Estimation
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2603
EP - 2611
AU - Jinku CHOI
AU - Nozomu TOGAWA
AU - Masao YANAGISAWA
AU - Tatsuo OHTSUKI
PY - 2002
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E85-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 2002
AB - The motion estimation can choose the most suitable algorithm for different kinds of motion types, formats, and characteristics. The video encoding system can be optimized for quality, speed, and power consumption. In this paper, we propose a reconfigurable approach to a motion estimation algorithm and hardware architecture. The proposed algorithm determines motion type and then selects adapted block-matching algorithm for different kinds of motion sequences. The quality of our algorithm is better than that of the TSS and the BBGDS algorithm, or comparable to the performance of the better of the two, and the computational complexity of our algorithm is significantly less than that of the TSS. We also propose hardware architecture for realizing two kinds of motion estimations in the same hardware. We implemented the flexible and reconfigurable hardware architecture by using address generator unit, delay unit, and parameters and by using the hardware description language (VHDL) and the SYNOPSYS synthesis design tools. We analyze the performance of the algorithm and present adapted algorithm for a low cost real time application.
ER -