The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Dans le synthétiseur de fréquence à boucle à verrouillage de phase (PLL) qui est utilisé dans une région de fréquence plus élevée, la méthode de pré-échelle est utilisée afin d'augmenter la fréquence de fonctionnement du diviseur programmable. Cependant, étant donné que le diviseur fixe dont le rapport de division est le même que celui du pré-échelonneur est installé à l'étage suivant du diviseur de référence, la fréquence de référence est diminuée et les performances du synthétiseur de fréquence PLL sont dégradées. Le synthétiseur de fréquence PLL prescaler utilisant un diviseur multi-programmable est l'une des contre-mesures répondant à la demande. Dans cet article nous proposons la réduction du nombre de diviseurs programmables en utilisant le (N+1/2) diviseur programmable. L'efficacité de la méthode proposée est confirmée par les résultats expérimentaux.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
Yasuaki SUMI, Shigeki OBOTE, Naoki KITAI, Hidekazu ISHII, Ryousuke FURUHASHI, Yutaka FUKUI, "Prescaler PLL Frequency Synthesizer with Multi-Programmable Divider" in IEICE TRANSACTIONS on Fundamentals,
vol. E83-A, no. 3, pp. 421-426, March 2000, doi: .
Abstract: In the phase locked loop (PLL) frequency synthesizer which is used in a higher frequency region, the prescaler method is employed in order to increase the operating frequency of the programmable divider. However, since the fixed divider whose division ratio is same as the prescaler is installed at the following stage of the reference divider, the reference frequency is decreased and the performance of the PLL frequency synthesizer is degraded. The prescaler PLL frequency synthesizer using multi-programmable divider is one of the counter measures answering the request. In this paper we propose the reduction of the number of programmable dividers by using the (N+1/2) programmable divider. The effectiveness of the proposed method is confirmed by experimental results.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e83-a_3_421/_p
Copier
@ARTICLE{e83-a_3_421,
author={Yasuaki SUMI, Shigeki OBOTE, Naoki KITAI, Hidekazu ISHII, Ryousuke FURUHASHI, Yutaka FUKUI, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Prescaler PLL Frequency Synthesizer with Multi-Programmable Divider},
year={2000},
volume={E83-A},
number={3},
pages={421-426},
abstract={In the phase locked loop (PLL) frequency synthesizer which is used in a higher frequency region, the prescaler method is employed in order to increase the operating frequency of the programmable divider. However, since the fixed divider whose division ratio is same as the prescaler is installed at the following stage of the reference divider, the reference frequency is decreased and the performance of the PLL frequency synthesizer is degraded. The prescaler PLL frequency synthesizer using multi-programmable divider is one of the counter measures answering the request. In this paper we propose the reduction of the number of programmable dividers by using the (N+1/2) programmable divider. The effectiveness of the proposed method is confirmed by experimental results.},
keywords={},
doi={},
ISSN={},
month={March},}
Copier
TY - JOUR
TI - Prescaler PLL Frequency Synthesizer with Multi-Programmable Divider
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 421
EP - 426
AU - Yasuaki SUMI
AU - Shigeki OBOTE
AU - Naoki KITAI
AU - Hidekazu ISHII
AU - Ryousuke FURUHASHI
AU - Yutaka FUKUI
PY - 2000
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E83-A
IS - 3
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - March 2000
AB - In the phase locked loop (PLL) frequency synthesizer which is used in a higher frequency region, the prescaler method is employed in order to increase the operating frequency of the programmable divider. However, since the fixed divider whose division ratio is same as the prescaler is installed at the following stage of the reference divider, the reference frequency is decreased and the performance of the PLL frequency synthesizer is degraded. The prescaler PLL frequency synthesizer using multi-programmable divider is one of the counter measures answering the request. In this paper we propose the reduction of the number of programmable dividers by using the (N+1/2) programmable divider. The effectiveness of the proposed method is confirmed by experimental results.
ER -