The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Bien qu'un débit d'éléments plus élevé puisse offrir de meilleures performances pour les systèmes à accès multiple à séquence directe/à répartition de code (DS/CDMA) en raison d'un gain de processus plus important, il peut également induire une émission de spectre vers des canaux adjacents, c'est-à-dire des interférences entre canaux adjacents. En particulier, si différents opérateurs utilisent des canaux adjacents dans la même zone avec des niveaux de puissance non coordonnés, ces interférences deviennent importantes et un débit de puces excessivement élevé diminuera l'efficacité d'un système. Dans ce contexte, cet article évalue la relation entre le débit de puces et la capacité dans les systèmes de communication cellulaire DS/CDMA en tenant compte des interférences de canaux adjacents provenant d'autres systèmes. Tout d'abord, la classification des interférences de canal adjacent entre deux systèmes DS/CDMA indépendants est décrite, et les niveaux d'interférence concrets sont calculés pour plusieurs débits d'éléments. Ensuite, à l'aide d'une simulation informatique, la capacité CDMA du système est évaluée sous interférence de canal adjacent. À partir de ces résultats, nous pouvons constater qu’un débit de bribe excessivement plus élevé ne peut pas toujours fournir une capacité CDMA système plus grande malgré le gain de processus plus important, et qu’il existe un débit de bribe approprié pour une certaine bande passante donnée.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
Kouta KINOSHITA, Hiroyuki ATARASHI, Yoshihiro ISHIKAWA, Seizo ONOE, Yoshinobu NAKAMURA, Masao NAKAGAWA, "Analysis of the Relation between Chip Rate and Capacity in DS/CDMA Cellular Systems Considering Adjacent Channel Interference" in IEICE TRANSACTIONS on Fundamentals,
vol. E82-A, no. 12, pp. 2697-2705, December 1999, doi: .
Abstract: While higher chip rate can provide better performance for Direct Sequence/Code Division Multiple Access (DS/CDMA) systems due to larger process gain, it may also induce spectrum emission to adjacent channels, i. e. , adjacent channel interference. Especially, if different operators use adjacent channels in the same area with uncoordinated power levels, such interference becomes large, and excessively higher chip rate will decrease the efficiency of a system. In this context, this paper evaluates the relation between chip rate and capacity in DS/CDMA cellular communication systems considering adjacent channel interference from other systems. First, the classification of adjacent channel interference between two independent DS/CDMA systems is described, and the concrete interference levels are calculated for several chip rates. Then, by using computer simulation, the system CDMA capacity is evaluated under adjacent channel interference. From these results, we can find that the excessively higher chip rate can not always provide the larger system CDMA capacity in spite of the larger process gain, and there exists the appropriate chip rate for a certain given bandwidth.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e82-a_12_2697/_p
Copier
@ARTICLE{e82-a_12_2697,
author={Kouta KINOSHITA, Hiroyuki ATARASHI, Yoshihiro ISHIKAWA, Seizo ONOE, Yoshinobu NAKAMURA, Masao NAKAGAWA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Analysis of the Relation between Chip Rate and Capacity in DS/CDMA Cellular Systems Considering Adjacent Channel Interference},
year={1999},
volume={E82-A},
number={12},
pages={2697-2705},
abstract={While higher chip rate can provide better performance for Direct Sequence/Code Division Multiple Access (DS/CDMA) systems due to larger process gain, it may also induce spectrum emission to adjacent channels, i. e. , adjacent channel interference. Especially, if different operators use adjacent channels in the same area with uncoordinated power levels, such interference becomes large, and excessively higher chip rate will decrease the efficiency of a system. In this context, this paper evaluates the relation between chip rate and capacity in DS/CDMA cellular communication systems considering adjacent channel interference from other systems. First, the classification of adjacent channel interference between two independent DS/CDMA systems is described, and the concrete interference levels are calculated for several chip rates. Then, by using computer simulation, the system CDMA capacity is evaluated under adjacent channel interference. From these results, we can find that the excessively higher chip rate can not always provide the larger system CDMA capacity in spite of the larger process gain, and there exists the appropriate chip rate for a certain given bandwidth.},
keywords={},
doi={},
ISSN={},
month={December},}
Copier
TY - JOUR
TI - Analysis of the Relation between Chip Rate and Capacity in DS/CDMA Cellular Systems Considering Adjacent Channel Interference
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2697
EP - 2705
AU - Kouta KINOSHITA
AU - Hiroyuki ATARASHI
AU - Yoshihiro ISHIKAWA
AU - Seizo ONOE
AU - Yoshinobu NAKAMURA
AU - Masao NAKAGAWA
PY - 1999
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E82-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 1999
AB - While higher chip rate can provide better performance for Direct Sequence/Code Division Multiple Access (DS/CDMA) systems due to larger process gain, it may also induce spectrum emission to adjacent channels, i. e. , adjacent channel interference. Especially, if different operators use adjacent channels in the same area with uncoordinated power levels, such interference becomes large, and excessively higher chip rate will decrease the efficiency of a system. In this context, this paper evaluates the relation between chip rate and capacity in DS/CDMA cellular communication systems considering adjacent channel interference from other systems. First, the classification of adjacent channel interference between two independent DS/CDMA systems is described, and the concrete interference levels are calculated for several chip rates. Then, by using computer simulation, the system CDMA capacity is evaluated under adjacent channel interference. From these results, we can find that the excessively higher chip rate can not always provide the larger system CDMA capacity in spite of the larger process gain, and there exists the appropriate chip rate for a certain given bandwidth.
ER -