The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Cet article propose une méthode pour réduire le temps de changement de contexte en utilisant une banque de registres pour stocker les contextes des tâches de travail. Le coût et les performances du matériel ont été mesurés en modélisant la banque de registres et le contrôleur en VHDL. Les résultats suivants ont été obtenus : (1) Le contrôleur peut être implémenté avec un coût matériel bien inférieur à celui de la banque de registres, qui est réalisée par le module SRAM. (2) Le temps de changement de contexte peut être réduit à moins de 50 % par rapport à celui obtenu par la mise en œuvre d'un logiciel. (3) La combinaison de l'architecture proposée avec nos travaux précédents (RTOS implémenté dans HW) nous donne des performances bien supérieures à celles d'un système temps réel dur.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
Jun-ichi ITO, Takumi NAKANO, Yoshinori TAKEUCHI, Masaharu IMAI, "Effectiveness of a High Speed Context Switching Method Using Register Bank" in IEICE TRANSACTIONS on Fundamentals,
vol. E81-A, no. 12, pp. 2661-2667, December 1998, doi: .
Abstract: This paper proposes a method to reduce the context switching time using a register bank to store contexts of working tasks. Hardware cost and performance were measured by modeling the register bank and controller in VHDL. Following results were obtained: (1) The controller can be implemented with a much smaller amount of hardware cost compared to that of the register bank, which is realized by SRAM module. (2) Context switching time can be reduced to less than 50% compared to that by software implementation. (3) Combination of the proposed architecture with our previous work (RTOS implemented in HW) gives us much higher performance of a hard real-time system.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e81-a_12_2661/_p
Copier
@ARTICLE{e81-a_12_2661,
author={Jun-ichi ITO, Takumi NAKANO, Yoshinori TAKEUCHI, Masaharu IMAI, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Effectiveness of a High Speed Context Switching Method Using Register Bank},
year={1998},
volume={E81-A},
number={12},
pages={2661-2667},
abstract={This paper proposes a method to reduce the context switching time using a register bank to store contexts of working tasks. Hardware cost and performance were measured by modeling the register bank and controller in VHDL. Following results were obtained: (1) The controller can be implemented with a much smaller amount of hardware cost compared to that of the register bank, which is realized by SRAM module. (2) Context switching time can be reduced to less than 50% compared to that by software implementation. (3) Combination of the proposed architecture with our previous work (RTOS implemented in HW) gives us much higher performance of a hard real-time system.},
keywords={},
doi={},
ISSN={},
month={December},}
Copier
TY - JOUR
TI - Effectiveness of a High Speed Context Switching Method Using Register Bank
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2661
EP - 2667
AU - Jun-ichi ITO
AU - Takumi NAKANO
AU - Yoshinori TAKEUCHI
AU - Masaharu IMAI
PY - 1998
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E81-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 1998
AB - This paper proposes a method to reduce the context switching time using a register bank to store contexts of working tasks. Hardware cost and performance were measured by modeling the register bank and controller in VHDL. Following results were obtained: (1) The controller can be implemented with a much smaller amount of hardware cost compared to that of the register bank, which is realized by SRAM module. (2) Context switching time can be reduced to less than 50% compared to that by software implementation. (3) Combination of the proposed architecture with our previous work (RTOS implemented in HW) gives us much higher performance of a hard real-time system.
ER -