The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Une extension simple utilisée pour aider à la décomposition de la concurrence au niveau des tâches dans les programmes C est présentée dans cet article. La décomposition simultanée est destinée à être utilisée comme point d'entrée pour le flux de conception des architectures de systèmes sur puces multiprocesseurs (MPSoC). Notre méthodologie permet la (ré)utilisation de programmes C de référence facilement disponibles et permet une exploration facile et rapide de diverses alternatives de stratégies de partitionnement des tâches ; une tâche cruciale qui influence grandement la qualité globale du MPSoC conçu. Un cas de test utilisant une application d'encodeur JPEG a été réalisé et les résultats sont présentés dans cet article.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
Mohammad ZALFANY URFIANTO, Tsuyoshi ISSHIKI, Arif ULLAH KHAN, Dongju LI, Hiroaki KUNIEDA, "Decomposition of Task-Level Concurrency on C Programs Applied to the Design of Multiprocessor SoC" in IEICE TRANSACTIONS on Fundamentals,
vol. E91-A, no. 7, pp. 1748-1756, July 2008, doi: 10.1093/ietfec/e91-a.7.1748.
Abstract: A simple extension used to assist the decomposition of task-level concurrency within C programs is presented in this paper. The concurrency decomposition is meant to be used as the point of entry for Multiprocessor System-on-Chips (MPSoC) architectures' design-flow. Our methodology allows the (re)use of readily available reference C programs and enables easy and rapid exploration for various alternatives of task partitioning strategies; a crucial task that greatly influences the overall quality of the designed MPSoC. A test case using a JPEG encoder application has been performed and the results are presented in this paper.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1093/ietfec/e91-a.7.1748/_p
Copier
@ARTICLE{e91-a_7_1748,
author={Mohammad ZALFANY URFIANTO, Tsuyoshi ISSHIKI, Arif ULLAH KHAN, Dongju LI, Hiroaki KUNIEDA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Decomposition of Task-Level Concurrency on C Programs Applied to the Design of Multiprocessor SoC},
year={2008},
volume={E91-A},
number={7},
pages={1748-1756},
abstract={A simple extension used to assist the decomposition of task-level concurrency within C programs is presented in this paper. The concurrency decomposition is meant to be used as the point of entry for Multiprocessor System-on-Chips (MPSoC) architectures' design-flow. Our methodology allows the (re)use of readily available reference C programs and enables easy and rapid exploration for various alternatives of task partitioning strategies; a crucial task that greatly influences the overall quality of the designed MPSoC. A test case using a JPEG encoder application has been performed and the results are presented in this paper.},
keywords={},
doi={10.1093/ietfec/e91-a.7.1748},
ISSN={1745-1337},
month={July},}
Copier
TY - JOUR
TI - Decomposition of Task-Level Concurrency on C Programs Applied to the Design of Multiprocessor SoC
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1748
EP - 1756
AU - Mohammad ZALFANY URFIANTO
AU - Tsuyoshi ISSHIKI
AU - Arif ULLAH KHAN
AU - Dongju LI
AU - Hiroaki KUNIEDA
PY - 2008
DO - 10.1093/ietfec/e91-a.7.1748
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E91-A
IS - 7
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - July 2008
AB - A simple extension used to assist the decomposition of task-level concurrency within C programs is presented in this paper. The concurrency decomposition is meant to be used as the point of entry for Multiprocessor System-on-Chips (MPSoC) architectures' design-flow. Our methodology allows the (re)use of readily available reference C programs and enables easy and rapid exploration for various alternatives of task partitioning strategies; a crucial task that greatly influences the overall quality of the designed MPSoC. A test case using a JPEG encoder application has been performed and the results are presented in this paper.
ER -