The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Le codage intra en H.264/AVC améliore considérablement l'efficacité de la compression vidéo. Cependant, en raison de la forte dépendance aux données de la prédiction intra dans H.264, l'application des techniques de pipeline et de traitement parallèle est limitée. De plus, il est difficile d’obtenir une utilisation matérielle et un débit élevés en raison des longues boucles de reconstruction au niveau bloc/Mo. Cet article propose une architecture de prédiction intra haute performance capable de prendre en charge un profil élevé H.264/AVC. La co-réorganisation Mo/bloc proposée peut éviter la dépendance aux données et améliorer l’utilisation du pipeline. Par conséquent, la contrainte de synchronisation du 4096 en temps réel
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
Gang HE, Dajiang ZHOU, Jinjia ZHOU, Tianruo ZHANG, Satoshi GOTO, "A 530 Mpixels/s Intra Prediction Architecture for Ultra High Definition H.264/AVC Encoder" in IEICE TRANSACTIONS on Electronics,
vol. E94-C, no. 4, pp. 419-427, April 2011, doi: 10.1587/transele.E94.C.419.
Abstract: Intra coding in H.264/AVC significantly enhances video compression efficiency. However, due to the high data dependency of intra prediction in H.264, both pipelining and parallel processing techniques are limited to be applied. Moreover, it is difficult to get high hardware utilization and throughput because of the long block/MB-level reconstruction loops. This paper proposes a high-performance intra prediction architecture that can support H.264/AVC high profile. The proposed MB/block co-reordering can avoid data dependency and improve pipeline utilization. Therefore, the timing constraint of real-time 4096
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E94.C.419/_p
Copier
@ARTICLE{e94-c_4_419,
author={Gang HE, Dajiang ZHOU, Jinjia ZHOU, Tianruo ZHANG, Satoshi GOTO, },
journal={IEICE TRANSACTIONS on Electronics},
title={A 530 Mpixels/s Intra Prediction Architecture for Ultra High Definition H.264/AVC Encoder},
year={2011},
volume={E94-C},
number={4},
pages={419-427},
abstract={Intra coding in H.264/AVC significantly enhances video compression efficiency. However, due to the high data dependency of intra prediction in H.264, both pipelining and parallel processing techniques are limited to be applied. Moreover, it is difficult to get high hardware utilization and throughput because of the long block/MB-level reconstruction loops. This paper proposes a high-performance intra prediction architecture that can support H.264/AVC high profile. The proposed MB/block co-reordering can avoid data dependency and improve pipeline utilization. Therefore, the timing constraint of real-time 4096
keywords={},
doi={10.1587/transele.E94.C.419},
ISSN={1745-1353},
month={April},}
Copier
TY - JOUR
TI - A 530 Mpixels/s Intra Prediction Architecture for Ultra High Definition H.264/AVC Encoder
T2 - IEICE TRANSACTIONS on Electronics
SP - 419
EP - 427
AU - Gang HE
AU - Dajiang ZHOU
AU - Jinjia ZHOU
AU - Tianruo ZHANG
AU - Satoshi GOTO
PY - 2011
DO - 10.1587/transele.E94.C.419
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E94-C
IS - 4
JA - IEICE TRANSACTIONS on Electronics
Y1 - April 2011
AB - Intra coding in H.264/AVC significantly enhances video compression efficiency. However, due to the high data dependency of intra prediction in H.264, both pipelining and parallel processing techniques are limited to be applied. Moreover, it is difficult to get high hardware utilization and throughput because of the long block/MB-level reconstruction loops. This paper proposes a high-performance intra prediction architecture that can support H.264/AVC high profile. The proposed MB/block co-reordering can avoid data dependency and improve pipeline utilization. Therefore, the timing constraint of real-time 4096
ER -