The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Nous avons développé un CAN flash 6 bits alimenté par une seule alimentation de 1.8 V, en utilisant un processus BiCMOS bipolaire. Les mesures ont révélé qu'il fonctionne jusqu'à 340 Msps avec une alimentation de 1.26 V, consommant 36 mW. Le taux de conversion par indice de performance de puissance de 9.4 Msps/mW est le plus élevé parmi les CAN 6 bits rapides signalés à ce jour. Pour fonctionner à cette faible tension d'alimentation, un nouveau schéma de codeur, ainsi qu'une disposition unique, ont été conçus, ce qui a également considérablement amélioré le taux d'erreur d'étincelle. Les circuits codeurs ont été synthétisés dans une nouvelle topologie logique que nous avons appelée « logique repliable ». Cette nouvelle topologie logique est non seulement adaptée au fonctionnement basse tension mais également intrinsèquement rapide.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
Yuji GENDAI, "A 6-Bit 340 Msps BiCMOS ADC of 1.8 V Single Power Supply Adopting Folding Logic" in IEICE TRANSACTIONS on Electronics,
vol. E85-C, no. 8, pp. 1546-1553, August 2002, doi: .
Abstract: We have developed a 6-bit flash ADC powered from a single 1.8 V supply, using a bipolar based BiCMOS process. Measurements revealed that it operates up to 340 Msps at 1.26 V power supply consuming 36 mW. The conversion rate per power performance index of 9.4 Msps/mW is the highest in the fast 6-bit ADCs reported to date. To operate at this low supply voltage, a new encoder scheme, together with the unique layout, was devised which also substantially improved sparkle error rate. The encoder circuits was synthesized in a new logic topology that we named "folding logic. " This new logic topology is not only suitable for low-voltage operation but also intrinsically fast.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e85-c_8_1546/_p
Copier
@ARTICLE{e85-c_8_1546,
author={Yuji GENDAI, },
journal={IEICE TRANSACTIONS on Electronics},
title={A 6-Bit 340 Msps BiCMOS ADC of 1.8 V Single Power Supply Adopting Folding Logic},
year={2002},
volume={E85-C},
number={8},
pages={1546-1553},
abstract={We have developed a 6-bit flash ADC powered from a single 1.8 V supply, using a bipolar based BiCMOS process. Measurements revealed that it operates up to 340 Msps at 1.26 V power supply consuming 36 mW. The conversion rate per power performance index of 9.4 Msps/mW is the highest in the fast 6-bit ADCs reported to date. To operate at this low supply voltage, a new encoder scheme, together with the unique layout, was devised which also substantially improved sparkle error rate. The encoder circuits was synthesized in a new logic topology that we named "folding logic. " This new logic topology is not only suitable for low-voltage operation but also intrinsically fast.},
keywords={},
doi={},
ISSN={},
month={August},}
Copier
TY - JOUR
TI - A 6-Bit 340 Msps BiCMOS ADC of 1.8 V Single Power Supply Adopting Folding Logic
T2 - IEICE TRANSACTIONS on Electronics
SP - 1546
EP - 1553
AU - Yuji GENDAI
PY - 2002
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E85-C
IS - 8
JA - IEICE TRANSACTIONS on Electronics
Y1 - August 2002
AB - We have developed a 6-bit flash ADC powered from a single 1.8 V supply, using a bipolar based BiCMOS process. Measurements revealed that it operates up to 340 Msps at 1.26 V power supply consuming 36 mW. The conversion rate per power performance index of 9.4 Msps/mW is the highest in the fast 6-bit ADCs reported to date. To operate at this low supply voltage, a new encoder scheme, together with the unique layout, was devised which also substantially improved sparkle error rate. The encoder circuits was synthesized in a new logic topology that we named "folding logic. " This new logic topology is not only suitable for low-voltage operation but also intrinsically fast.
ER -