The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Cet article décrit un émetteur-récepteur RF monopuce LSI pour les applications Bluetooth dans la bande 2.4 GHz. Cette puce utilise un processus BiCMOS de 0.5 µm, qui fournit un fT de 23 GHz. Le LSI se compose de presque tous les éléments constitutifs RF et FI requis : un amplificateur de puissance (PA), un amplificateur à faible bruit (LNA), un mélangeur de réjection d'image (IRM), des filtres de sélection de canal, un limiteur, une force de signal reçu. (RSSI), un discriminateur de fréquence, un oscillateur contrôlé en tension (VCO) et un synthétiseur à boucle à verrouillage de phase (PLL). L'émetteur-récepteur consomme 34.4 mA en mode TX (PA, VCO, PLL) et 44.0 mA en mode RX (LNA, IRM, filtres de sélection de canal, limiteur, RSSI, discriminateur de fréquence, VCO, PLL). La conversion directe avec un doubleur de fréquence est utilisée pour l'architecture TX. Afin d'éviter le tirage du VCO, nous avons utilisé un VCO de 1.2 GHz avec le doubleur de fréquence. Dans la section récepteur, une architecture RX à conversion unique à faible FI est utilisée pour l'intégration des filtres de sélection de canal. L'émetteur-récepteur propose un discriminateur de fréquence linéaire avec une large plage d'entrée. Le discriminateur à large plage de fréquences d'entrée est nécessaire pour réaliser l'architecture IF RX inférieure en raison du rapport plus élevé de déviation de fréquence par rapport à la fréquence IF centrale. Le discriminateur est du type ligne à retard et se compose d'un mélangeur et d'un circuit de ligne à retard avec une boucle verrouillée. La ligne à retard se connecte à une borne d’entrée du mixeur. En utilisant le retard verrouillé à un quart de la période de la fréquence FI, un signal FI à déphasage en quadrature est appliqué à la borne d'entrée du mélangeur. Pour le discriminateur de fréquence, la tension de sortie CC change proportionnellement à la fréquence d'entrée et une large plage d'entrée est obtenue. Cet émetteur-récepteur RF satisfait suffisamment à toutes les spécifications cibles pour les applications Bluetooth à courte portée. En utilisant cette puce, une sensibilité de -80 dBm est obtenue pour les 10-3 BER, et l'émetteur-récepteur peut fournir une puissance de sortie supérieure à 0.0 dBm.
Hiroshi KOMURASAKI
Hisayasu SATO
Masayoshi ONO
Ryoji HAYASHI
Takeo EBANA
Harunobu TAKEDA
Kohji TAKAHASHI
Yutaka HAYASHI
Tetsuya IGA
Kohichi HASEGAWA
Takahiro MIKI
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
Hiroshi KOMURASAKI, Hisayasu SATO, Masayoshi ONO, Ryoji HAYASHI, Takeo EBANA, Harunobu TAKEDA, Kohji TAKAHASHI, Yutaka HAYASHI, Tetsuya IGA, Kohichi HASEGAWA, Takahiro MIKI, "A Single-Chip 2.4-GHz RF Transceiver LSI with a Wide-Input-Range Frequency Discriminator" in IEICE TRANSACTIONS on Electronics,
vol. E85-C, no. 7, pp. 1419-1427, July 2002, doi: .
Abstract: This paper describes a single-chip RF transce-iver LSI for 2.4-GHz-band Bluetooth applications. This chip uses a 0.5 µm BiCMOS process, which provides 23 GHz fT. The LSI consists of almost all the required RF and IF building blocks--a power amplifier (PA), a low noise amplifier (LNA), an image rejection mixer (IRM), channel-selection filters, a limiter, a received signal strength indicator (RSSI), a frequency discriminator, a voltage controlled oscillator (VCO), and a phase-locked loop (PLL) synthesizer. The transceiver consumes 34.4 mA in TX mode (PA, VCO, PLL) and 44.0 mA in RX mode (LNA, IRM, channel-selection filters, limiter, RSSI, frequency discriminator, VCO, PLL). Direct-up conversion with a frequency doubler is used for the TX architecture. In order to avoid the VCO pulling, we used a 1.2 GHz VCO with the frequency doubler. In the receiver section, a low-IF single conversion RX architecture is employed for the integration of the channel-selection filters. The transceiver has a proposed linear frequency discriminator with a wide input range. The wide input-frequency range discriminator is required to realize the lower IF RX architecture because of the higher ratio of frequency deviation to the center IF frequency. The discriminator is the delay line type, and consists of a mixer and a delay line circuit with a locked loop. The delay line connects to one input terminal of the mixer. By using the delay locked at one fourth of the period of the IF frequency, a quadrature phase shift IF signal is applied to the mixer input terminal. For the frequency discriminator, the DC output voltage changes in proportion to the input frequency and a wide input range is achieved. This RF transceiver sufficiently satisfies all the target specifications for short-range Bluetooth applications. By using this chip, a -80 dBm sensitivity is obtained for the 10-3 BER, and the transceiver can deliver an output power of over 0.0 dBm.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e85-c_7_1419/_p
Copier
@ARTICLE{e85-c_7_1419,
author={Hiroshi KOMURASAKI, Hisayasu SATO, Masayoshi ONO, Ryoji HAYASHI, Takeo EBANA, Harunobu TAKEDA, Kohji TAKAHASHI, Yutaka HAYASHI, Tetsuya IGA, Kohichi HASEGAWA, Takahiro MIKI, },
journal={IEICE TRANSACTIONS on Electronics},
title={A Single-Chip 2.4-GHz RF Transceiver LSI with a Wide-Input-Range Frequency Discriminator},
year={2002},
volume={E85-C},
number={7},
pages={1419-1427},
abstract={This paper describes a single-chip RF transce-iver LSI for 2.4-GHz-band Bluetooth applications. This chip uses a 0.5 µm BiCMOS process, which provides 23 GHz fT. The LSI consists of almost all the required RF and IF building blocks--a power amplifier (PA), a low noise amplifier (LNA), an image rejection mixer (IRM), channel-selection filters, a limiter, a received signal strength indicator (RSSI), a frequency discriminator, a voltage controlled oscillator (VCO), and a phase-locked loop (PLL) synthesizer. The transceiver consumes 34.4 mA in TX mode (PA, VCO, PLL) and 44.0 mA in RX mode (LNA, IRM, channel-selection filters, limiter, RSSI, frequency discriminator, VCO, PLL). Direct-up conversion with a frequency doubler is used for the TX architecture. In order to avoid the VCO pulling, we used a 1.2 GHz VCO with the frequency doubler. In the receiver section, a low-IF single conversion RX architecture is employed for the integration of the channel-selection filters. The transceiver has a proposed linear frequency discriminator with a wide input range. The wide input-frequency range discriminator is required to realize the lower IF RX architecture because of the higher ratio of frequency deviation to the center IF frequency. The discriminator is the delay line type, and consists of a mixer and a delay line circuit with a locked loop. The delay line connects to one input terminal of the mixer. By using the delay locked at one fourth of the period of the IF frequency, a quadrature phase shift IF signal is applied to the mixer input terminal. For the frequency discriminator, the DC output voltage changes in proportion to the input frequency and a wide input range is achieved. This RF transceiver sufficiently satisfies all the target specifications for short-range Bluetooth applications. By using this chip, a -80 dBm sensitivity is obtained for the 10-3 BER, and the transceiver can deliver an output power of over 0.0 dBm.},
keywords={},
doi={},
ISSN={},
month={July},}
Copier
TY - JOUR
TI - A Single-Chip 2.4-GHz RF Transceiver LSI with a Wide-Input-Range Frequency Discriminator
T2 - IEICE TRANSACTIONS on Electronics
SP - 1419
EP - 1427
AU - Hiroshi KOMURASAKI
AU - Hisayasu SATO
AU - Masayoshi ONO
AU - Ryoji HAYASHI
AU - Takeo EBANA
AU - Harunobu TAKEDA
AU - Kohji TAKAHASHI
AU - Yutaka HAYASHI
AU - Tetsuya IGA
AU - Kohichi HASEGAWA
AU - Takahiro MIKI
PY - 2002
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E85-C
IS - 7
JA - IEICE TRANSACTIONS on Electronics
Y1 - July 2002
AB - This paper describes a single-chip RF transce-iver LSI for 2.4-GHz-band Bluetooth applications. This chip uses a 0.5 µm BiCMOS process, which provides 23 GHz fT. The LSI consists of almost all the required RF and IF building blocks--a power amplifier (PA), a low noise amplifier (LNA), an image rejection mixer (IRM), channel-selection filters, a limiter, a received signal strength indicator (RSSI), a frequency discriminator, a voltage controlled oscillator (VCO), and a phase-locked loop (PLL) synthesizer. The transceiver consumes 34.4 mA in TX mode (PA, VCO, PLL) and 44.0 mA in RX mode (LNA, IRM, channel-selection filters, limiter, RSSI, frequency discriminator, VCO, PLL). Direct-up conversion with a frequency doubler is used for the TX architecture. In order to avoid the VCO pulling, we used a 1.2 GHz VCO with the frequency doubler. In the receiver section, a low-IF single conversion RX architecture is employed for the integration of the channel-selection filters. The transceiver has a proposed linear frequency discriminator with a wide input range. The wide input-frequency range discriminator is required to realize the lower IF RX architecture because of the higher ratio of frequency deviation to the center IF frequency. The discriminator is the delay line type, and consists of a mixer and a delay line circuit with a locked loop. The delay line connects to one input terminal of the mixer. By using the delay locked at one fourth of the period of the IF frequency, a quadrature phase shift IF signal is applied to the mixer input terminal. For the frequency discriminator, the DC output voltage changes in proportion to the input frequency and a wide input range is achieved. This RF transceiver sufficiently satisfies all the target specifications for short-range Bluetooth applications. By using this chip, a -80 dBm sensitivity is obtained for the 10-3 BER, and the transceiver can deliver an output power of over 0.0 dBm.
ER -