The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Un nouvel oscillateur commandé en tension en quadrature (QVCO) à faible bruit de phase et un diviseur de fréquence verrouillé par injection en quadrature (QILFD) avec deux VCO Hartley couplés sont proposés et mis en œuvre à l'aide du processus CMOS 0.18P1M TSMC 6 µm standard. Le QVCO utilise le pMOS comme noyau pour réduire la conversion ascendante du bruit des appareils basse fréquence en bruit de phase RF. Il utilise une technique de couplage super-harmonique pour coupler deux VCO Hartley différentiels et quatre transistors de couplage de petite taille afin de définir la directivité des phases de sortie en quadrature. À la tension d'alimentation de 1.7 V, le bruit de phase de sortie du QVCO est de -124 dBc/Hz à une fréquence décalée de 1 MHz par rapport à la fréquence porteuse de 4.12 GHz, et le facteur de mérite est de -185 dBc/Hz. À la tension d'alimentation de 1.7 V, la consommation électrique totale est de 13.1 mW. À la tension d'alimentation de 1.5 V, la plage de réglage du QILFD à fonctionnement libre est de 2.05 GHz à 2.36 GHz, environ 310 MHz, et la plage de verrouillage de l'ILFD est de 3.99 à 5.19 GHz, environ 1.20 GHz, à l'injection. puissance du signal de 0 dBm.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
Sheng-Lyang JANG, Chia-Wei CHANG, Sheng-Chien WU, Chien-Feng LEE, Lin-yen TSAI, Jhin-Fang HUANG, "Quadrature Hartley VCO and Injection-Locked Frequency Divider" in IEICE TRANSACTIONS on Electronics,
vol. E91-C, no. 8, pp. 1371-1374, August 2008, doi: 10.1093/ietele/e91-c.8.1371.
Abstract: Novel low phase noise quadrature voltage-controlled oscillator (QVCO) and quadrature injection locked frequency divider (QILFD) with two coupled Hartley VCOs are proposed and implemented using the standard TSMC 0.18 µm CMOS 1P6M process. The QVCO employs pMOS as the core to reduce the up-conversion of low-frequency device noise to RF phase noise. It uses super-harmonic coupling technique to couple two differential Hartley VCOs and four small-size coupling transistors to set the directivity of quadrature output phases. At the 1.7 V supply voltage, the output phase noise of the QVCO is -124 dBc/Hz at 1 MHz offset frequency from the carrier frequency of 4.12 GHz, and the figure of merit is -185 dBc/Hz. At the supply voltage of 1.7 V, the total power consumption is 13.1 mW. At the supply voltage of 1.5 V, the tuning range of the free-running QILFD is from 2.05 GHz to 2.36 GHz, about 310 MHz, and the locking range of the ILFD is from 3.99 to 5.19 GHz, about 1.20 GHz, at the injection signal power of 0 dBm.
URL: https://global.ieice.org/en_transactions/electronics/10.1093/ietele/e91-c.8.1371/_p
Copier
@ARTICLE{e91-c_8_1371,
author={Sheng-Lyang JANG, Chia-Wei CHANG, Sheng-Chien WU, Chien-Feng LEE, Lin-yen TSAI, Jhin-Fang HUANG, },
journal={IEICE TRANSACTIONS on Electronics},
title={Quadrature Hartley VCO and Injection-Locked Frequency Divider},
year={2008},
volume={E91-C},
number={8},
pages={1371-1374},
abstract={Novel low phase noise quadrature voltage-controlled oscillator (QVCO) and quadrature injection locked frequency divider (QILFD) with two coupled Hartley VCOs are proposed and implemented using the standard TSMC 0.18 µm CMOS 1P6M process. The QVCO employs pMOS as the core to reduce the up-conversion of low-frequency device noise to RF phase noise. It uses super-harmonic coupling technique to couple two differential Hartley VCOs and four small-size coupling transistors to set the directivity of quadrature output phases. At the 1.7 V supply voltage, the output phase noise of the QVCO is -124 dBc/Hz at 1 MHz offset frequency from the carrier frequency of 4.12 GHz, and the figure of merit is -185 dBc/Hz. At the supply voltage of 1.7 V, the total power consumption is 13.1 mW. At the supply voltage of 1.5 V, the tuning range of the free-running QILFD is from 2.05 GHz to 2.36 GHz, about 310 MHz, and the locking range of the ILFD is from 3.99 to 5.19 GHz, about 1.20 GHz, at the injection signal power of 0 dBm.},
keywords={},
doi={10.1093/ietele/e91-c.8.1371},
ISSN={1745-1353},
month={August},}
Copier
TY - JOUR
TI - Quadrature Hartley VCO and Injection-Locked Frequency Divider
T2 - IEICE TRANSACTIONS on Electronics
SP - 1371
EP - 1374
AU - Sheng-Lyang JANG
AU - Chia-Wei CHANG
AU - Sheng-Chien WU
AU - Chien-Feng LEE
AU - Lin-yen TSAI
AU - Jhin-Fang HUANG
PY - 2008
DO - 10.1093/ietele/e91-c.8.1371
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E91-C
IS - 8
JA - IEICE TRANSACTIONS on Electronics
Y1 - August 2008
AB - Novel low phase noise quadrature voltage-controlled oscillator (QVCO) and quadrature injection locked frequency divider (QILFD) with two coupled Hartley VCOs are proposed and implemented using the standard TSMC 0.18 µm CMOS 1P6M process. The QVCO employs pMOS as the core to reduce the up-conversion of low-frequency device noise to RF phase noise. It uses super-harmonic coupling technique to couple two differential Hartley VCOs and four small-size coupling transistors to set the directivity of quadrature output phases. At the 1.7 V supply voltage, the output phase noise of the QVCO is -124 dBc/Hz at 1 MHz offset frequency from the carrier frequency of 4.12 GHz, and the figure of merit is -185 dBc/Hz. At the supply voltage of 1.7 V, the total power consumption is 13.1 mW. At the supply voltage of 1.5 V, the tuning range of the free-running QILFD is from 2.05 GHz to 2.36 GHz, about 310 MHz, and the locking range of the ILFD is from 3.99 to 5.19 GHz, about 1.20 GHz, at the injection signal power of 0 dBm.
ER -