The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Le problème critique du système d’acquisition de code pseudo-bruit (PN) est la contradiction entre les performances d’acquisition et la complexité du calcul. Cet article présente une structure de corrélateur à faible coût (LCC) capable de rechercher deux phases de code PN en une seule période d'accumulation en éliminant les calculs redondants. Par rapport à la structure partiellement parallèle composée de deux corrélateurs série (PARALLEL2), la structure LCC proposée a les mêmes performances tout en économisant environ 22 % de surface de puce et 34 % de consommation d'énergie si elle utilise l'additionneur Carry-look-ahead (CLA). , 17 % de surface de puce et 25 % de consommation d'énergie si l'on utilise l'additionneur Ripple-carry (RPL).
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
WeiJun LU, Ying LI, DunShan YU, Xing ZHANG, "A Low Cost Correlator Structure in the Pseudo-Noise Code Acquisition System" in IEICE TRANSACTIONS on Communications,
vol. E92-B, no. 5, pp. 1888-1891, May 2009, doi: 10.1587/transcom.E92.B.1888.
Abstract: The critical problem of the pseudo-noise (PN) code acquisition system is the contradiction between the acquisition performance and the calculation complexity. This paper presents a low cost correlator (LCC) structure that can search for two PN code phases in a single accumulation period by eliminating redundant computation. Compared with the part-parallel structure that is composed of two serial correlators (PARALLEL2), the proposed LCC structure has the same performance while saves about 22% chip area and 34% power consumption if uses the Carry-look-ahead (CLA) adder, 17% chip area and 25% power consumption if uses the Ripple-carry (RPL) adder.
URL: https://global.ieice.org/en_transactions/communications/10.1587/transcom.E92.B.1888/_p
Copier
@ARTICLE{e92-b_5_1888,
author={WeiJun LU, Ying LI, DunShan YU, Xing ZHANG, },
journal={IEICE TRANSACTIONS on Communications},
title={A Low Cost Correlator Structure in the Pseudo-Noise Code Acquisition System},
year={2009},
volume={E92-B},
number={5},
pages={1888-1891},
abstract={The critical problem of the pseudo-noise (PN) code acquisition system is the contradiction between the acquisition performance and the calculation complexity. This paper presents a low cost correlator (LCC) structure that can search for two PN code phases in a single accumulation period by eliminating redundant computation. Compared with the part-parallel structure that is composed of two serial correlators (PARALLEL2), the proposed LCC structure has the same performance while saves about 22% chip area and 34% power consumption if uses the Carry-look-ahead (CLA) adder, 17% chip area and 25% power consumption if uses the Ripple-carry (RPL) adder.},
keywords={},
doi={10.1587/transcom.E92.B.1888},
ISSN={1745-1345},
month={May},}
Copier
TY - JOUR
TI - A Low Cost Correlator Structure in the Pseudo-Noise Code Acquisition System
T2 - IEICE TRANSACTIONS on Communications
SP - 1888
EP - 1891
AU - WeiJun LU
AU - Ying LI
AU - DunShan YU
AU - Xing ZHANG
PY - 2009
DO - 10.1587/transcom.E92.B.1888
JO - IEICE TRANSACTIONS on Communications
SN - 1745-1345
VL - E92-B
IS - 5
JA - IEICE TRANSACTIONS on Communications
Y1 - May 2009
AB - The critical problem of the pseudo-noise (PN) code acquisition system is the contradiction between the acquisition performance and the calculation complexity. This paper presents a low cost correlator (LCC) structure that can search for two PN code phases in a single accumulation period by eliminating redundant computation. Compared with the part-parallel structure that is composed of two serial correlators (PARALLEL2), the proposed LCC structure has the same performance while saves about 22% chip area and 34% power consumption if uses the Carry-look-ahead (CLA) adder, 17% chip area and 25% power consumption if uses the Ripple-carry (RPL) adder.
ER -