The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Un système expérimental de commutation ATM à 640 Gbit/s est décrit. Le système de commutation est évolutif et quasi non bloquant et utilise l'auto-réarrangement matériel dans un réseau à trois étages. Les résultats de la mise en œuvre matérielle du système de commutation sont présentés. Le système de commutation est fabriqué à l'aide de dispositifs CMOS avancés de 0.25 µm, d'une technologie de module multi-puces (MCM) haute densité et d'une technologie d'interconnexion de multiplexage par répartition en longueur d'onde optique (WDM). Un module de commutation évolutif de 80 Gbit/s est fabriqué en combinaison avec une technique d'arbitrage distribué évolutif développée, et un système d'interconnexion WDM qui connecte plusieurs modules de commutation de 80 Gbit/s est développé. À l'aide de ces composants, un système de commutation expérimental à 640 Gbit/s est partiellement construit. Le système de commutation à 640 Gbit/s sera appliqué aux futurs réseaux ATM à large bande.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copier
Naoaki YAMANAKA, Eiji OKI, Seisho YASUKAWA, Ryusuke KAWANO, Katsuhiko OKAZAKI, "OPTIMA: Scalable, Multi-Stage, 640-Gbit/s ATM Switching System Based on Advanced Electronic and Optical WDM Technologies" in IEICE TRANSACTIONS on Communications,
vol. E83-B, no. 7, pp. 1488-1496, July 2000, doi: .
Abstract: An experimental 640-Gbit/s ATM switching system is described. The switching system is scalable and quasi-non-blocking and uses hardware self-rearrangement in a three-stage network. Hardware implementation results for the switching system are presented. The switching system is fabricated using advanced 0.25-µm CMOS devices, high-density multi-chip-module (MCM) technology, and optical wavelength-division-multiplexing (WDM) interconnection technology. A scalable 80-Gbit/s switching module is fabricated in combination with a developed scalable-distributed-arbitration technique, and a WDM interconnection system that connects multiple 80-Gbit/s switching modules is developed. Using these components, an experimental 640-Gbit/s switching system is partially constructed. The 640-Gbit/s switching system will be applied to future broadband ATM networks.
URL: https://global.ieice.org/en_transactions/communications/10.1587/e83-b_7_1488/_p
Copier
@ARTICLE{e83-b_7_1488,
author={Naoaki YAMANAKA, Eiji OKI, Seisho YASUKAWA, Ryusuke KAWANO, Katsuhiko OKAZAKI, },
journal={IEICE TRANSACTIONS on Communications},
title={OPTIMA: Scalable, Multi-Stage, 640-Gbit/s ATM Switching System Based on Advanced Electronic and Optical WDM Technologies},
year={2000},
volume={E83-B},
number={7},
pages={1488-1496},
abstract={An experimental 640-Gbit/s ATM switching system is described. The switching system is scalable and quasi-non-blocking and uses hardware self-rearrangement in a three-stage network. Hardware implementation results for the switching system are presented. The switching system is fabricated using advanced 0.25-µm CMOS devices, high-density multi-chip-module (MCM) technology, and optical wavelength-division-multiplexing (WDM) interconnection technology. A scalable 80-Gbit/s switching module is fabricated in combination with a developed scalable-distributed-arbitration technique, and a WDM interconnection system that connects multiple 80-Gbit/s switching modules is developed. Using these components, an experimental 640-Gbit/s switching system is partially constructed. The 640-Gbit/s switching system will be applied to future broadband ATM networks.},
keywords={},
doi={},
ISSN={},
month={July},}
Copier
TY - JOUR
TI - OPTIMA: Scalable, Multi-Stage, 640-Gbit/s ATM Switching System Based on Advanced Electronic and Optical WDM Technologies
T2 - IEICE TRANSACTIONS on Communications
SP - 1488
EP - 1496
AU - Naoaki YAMANAKA
AU - Eiji OKI
AU - Seisho YASUKAWA
AU - Ryusuke KAWANO
AU - Katsuhiko OKAZAKI
PY - 2000
DO -
JO - IEICE TRANSACTIONS on Communications
SN -
VL - E83-B
IS - 7
JA - IEICE TRANSACTIONS on Communications
Y1 - July 2000
AB - An experimental 640-Gbit/s ATM switching system is described. The switching system is scalable and quasi-non-blocking and uses hardware self-rearrangement in a three-stage network. Hardware implementation results for the switching system are presented. The switching system is fabricated using advanced 0.25-µm CMOS devices, high-density multi-chip-module (MCM) technology, and optical wavelength-division-multiplexing (WDM) interconnection technology. A scalable 80-Gbit/s switching module is fabricated in combination with a developed scalable-distributed-arbitration technique, and a WDM interconnection system that connects multiple 80-Gbit/s switching modules is developed. Using these components, an experimental 640-Gbit/s switching system is partially constructed. The 640-Gbit/s switching system will be applied to future broadband ATM networks.
ER -